

Fig.1




Fig.2




Fig.3




Fig.4




Fig. 5




Fig. 6




Fig. 7




Figure 1 illustrates a memory layout and address incrementing process. The top part shows a memory address range from 1 to 31, with a 64b block starting at address 12. Below this, a 65b block is shown, followed by a 66b block and a 67b block. The 66b and 67b blocks are crossed out with a large 'X' and labeled 'Address Increment'.

Fig.9




Fig.10




Fig.11




Fig.12




Fig. 13

